深圳市中立信电子科技有限公司

16年

深圳市中立信电子科技有限公司

卖家积分:24001分-25000分营业执照:已审核经营模式:贸易/代理/分销所在地区:广东 深圳企业网站:
http://www.zlxele.com

收藏本公司 人气:717341

企业档案

  • 相关证件:营业执照已审核 
  • 会员类型:
  • 会员年限:16年
  • 叶先生 QQ:2270672799
  • 电话:0755-23956688
  • 手机:13410226883
  • 王先生 QQ:3383957101
  • 电话:0755-23956688
  • 阿库IM:
  • 地址:深圳市福田区彩田路彩虹新都大厦彩荟阁7A室
  • 传真:0755-23956688
  • E-mail:Lee@zlxele.com

产品分类

优势库存(1000)普通库存(79813)集成电路(IC)(294)电源IC(283)半导体存储器(70)二极管(145)三极管(75)场效应管MOSFET(66)可控硅IGBT(28)单片机(292)电阻器(26)电感器(3)电位器(9)电源/稳压器(1)微调电位器(1)石英晶体器件(79)连接器/接插件(1)开关(5)传感器(26)保险丝(85)放电管(1)变压器(2)继电器(1)放大器(105)光电子/光纤/激光(12)LED(55)PLC/可编程控制器(1)其他未分类(884)
IS42S16160G-7TLI 动态随机存取存储器
IS42S16160G-7TLI 动态随机存取存储器
<>

IS42S16160G-7TLI 动态随机存取存储器

存储容量:

256 Mbit

时钟频率:

143 MHz

访问时间:

7 ns

数据总线宽度:

16 bit

工作温度:

- 40 ℃

工作温度:

85 ℃

产品信息

IS42S16160G-7TLI

动态随机存取存储器 256M 16Mx16 143MHz SDR S动态随机存取存储器, 3.3V

32Meg x 8, 16Meg x16  256Mb SYNCHRONOUS DRAM


OVERVIEW IS42S16160G-7TLI

ISSI's 256Mb Synchronous DRAM achieves high-speed

data transfer using pipeline architecture. All inputs and

outputs signals refer to the rising edge of the clock input.

The 256Mb SDRAM is organized as follows.

The IS42S16160G-7TLI 256Mb SDRAM is a high speed CMOS, dynamic

random-access memory designed to operate in 3.3V Vdd

and 3.3V Vddq memory systems containing 268,435,456

bits. Internally configured as a quad-bank DRAM with a

synchronous interface. Each 67,108,864-bit bank is organized

as 8,192 rows by 512 columns by 16 bits or 8,192

rows by 1,024 columns by 8 bits.

FEATURES IS42S16160G-7TLI

• Clock frequency: 200,166, 143 MHz

• Fully synchronous; all signals referenced to a

positive clock edge

• Internal bank for hiding row access/precharge

• Single Power supply: 3.3V + 0.3V

• LVTTL interface

• Programmable burst length

– (1, 2, 4, 8, full page)

• Programmable burst sequence:

Sequential/Interleave

• Auto Refresh (CBR)

• Self Refresh

• 8K refresh cycles every 32 ms (A2 grade) or

64 ms (commercial, industrial, A1 grade)

• Random column address every clock cycle

• Programmable CAS latency (2, 3 clocks)

• Burst read/write and burst read/single write

operations capability

• Burst termination by burst stop and precharge

command